AI meets FM is a venture capital firm that focuses on utilizing artificial intelligence to enhance the facilities management sector. The company specializes in connecting scale-ups with experienced partners, executives, and domain experts to accelerate growth and innovation in their ventures. By leveraging AI and industry expertise, AI meets FM aims to streamline operational processes and enhance product strategies for ambitious companies in the facilities management space.
Accredited Investors β’ Wealth Managers β’ RIAs β’ Investment Mangers β’ Investment Advisors
November 4, 2024
πΊπΈ United States β Remote
β³ Contract/Temporary
π‘ Mid-level
π Senior
π·π»ββοΈ Engineer
AI meets FM is a venture capital firm that focuses on utilizing artificial intelligence to enhance the facilities management sector. The company specializes in connecting scale-ups with experienced partners, executives, and domain experts to accelerate growth and innovation in their ventures. By leveraging AI and industry expertise, AI meets FM aims to streamline operational processes and enhance product strategies for ambitious companies in the facilities management space.
Accredited Investors β’ Wealth Managers β’ RIAs β’ Investment Mangers β’ Investment Advisors
β’ This is a remote position. β’ We are seeking a highly skilled RTL Engineer to join our team for a 6-month remote project focused on integrating a third-party PCIe PHY chip into a complex SoC design. β’ Your expertise in PCIe PHY integration, coupled with strong RTL design and verification skills, will be crucial to the success of this project. β’ Responsibilities: β’ PHY Integration: Integrate the third-party PCIe PHY IP into the SoC design. β’ Develop and verify the necessary RTL interfaces and control logic. β’ Ensure seamless communication and data transfer between the PHY and the SoC. β’ RTL Design: Design and implement RTL modules for PHY interface logic, configuration registers, and error handling mechanisms. β’ Adhere to design guidelines, coding standards, and synthesis constraints. β’ Timing Closure: Work closely with the physical design team to meet timing closure requirements. β’ Analyze timing reports and make necessary design adjustments.
β’ Strong proficiency in Verilog or VHDL β’ 5+ years of experience in PCIe PHY integration, preferably Gen 5 or Gen 6 β’ Hands-on experience with Synopsys design tools (Synthesis, Formal Verification, STA) β’ Proficiency in scripting languages (Perl, Python, TCL) β’ Strong understanding of digital design principles, timing analysis, and power optimization β’ Excellent problem-solving and debugging skills β’ Good communication and teamwork abilities
Apply NowDiscover 100,000+ Remote Jobs!
We use powerful scraping tech to scan the internet for thousands of remote jobs daily. It operates 24/7 and costs us to operate, so we charge for access to keep the site running.
Of course! You can cancel your subscription at any time with no hidden fees or penalties. Once canceled, youβll still have access until the end of your current billing period.
Other job boards only have jobs from companies that pay to post. This means that you miss out on jobs from companies that don't want to pay. On the other hand, Remote Rocketship scrapes the internet for jobs and doesn't accept payments from companies. This means we have thousands more jobs!
New jobs are constantly being posted. We check each company website every day to ensure we have the most up-to-date job listings.
Yes! Weβre always looking to expand our listings and appreciate any suggestions from our community. Just send an email to Lior@remoterocketship.com. I read every request.
Remote Rocketship is a solo project by me, Lior Neu-ner. I built this website for my wife when she was looking for a job! She was having a hard time finding remote jobs, so I decided to build her a tool that would search the internet for her.