ASIC Design Engineer

2 days ago

Apply Now
Logo of Cornelis Networks

Cornelis Networks

51 - 200

πŸ’° $29M Series B on 2022-11

Description

β€’ End-to-end SoC/ASIC development: Front-end standard cell ASIC development including RTL development, Design Verification, synthesis, and post-silicon validation. β€’ Cross-functional collaboration and partnering with internal and external cross-functional teams, across all levels of the corporation. β€’ Define, implement, debug, and deliver system solutions around purpose-built ASICs.

Requirements

β€’ 5 + years' post-college experience with silicon development β€’ 5 + years' post-college experience in digital design with one or more HDL language (System Verilog, Verilog, VHDL) β€’ 5 + years' post-college experience in one or more scripting language (TCL, Python, Perl) β€’ Understanding of Standard Cell ASIC development flow including digital design, IP integration, simulation and synthesis.

Apply Now

Similar Jobs

4 days ago

Zayo Group

1001 - 5000

Design Engineer II at Zayo for DWDM network capacity and link engineering.

Built byΒ Lior Neu-ner. I'd love to hear your feedback β€” Get in touch via DM or lior@remoterocketship.com