ASIC Design Verification Engineer

2 days ago

Apply Now
Logo of Cornelis Networks

Cornelis Networks

51 - 200

πŸ’° $29M Series B on 2022-11

Description

β€’ Participate in ground up development of UVM environments to verify RTL at block, unit, and SoC levels β€’ Develop and execute functional tests according to verification test plans β€’ Instrument TB for functional and code coverage and drive to closure based on the coverage metrics β€’ Collaborate with cross-functional teams like design, software, emulation and silicon validation teams towards ensuring highest design quality

Requirements

β€’ B. S. Degree in Computer Engineering, Computer Science, or Electrical Engineering β€’ 5 + years of post-college experience writing code using System Verilog Language β€’ Verification for complex SoCs with multiple clock and reset domains, using VCS or equivalent simulation tools β€’ Debugging fails to the line of RTL, closing bug fixes, using Verdi or equivalent debug tools β€’ Experience in ground up testbench development β€’ Experience with revision control systems like Git or SVN

Apply Now

Similar Jobs

2 days ago

Empyrean

501 - 1000

Design employee apps for various clients at Empyrean Benefit Solutions.

2 days ago

Empyrean

501 - 1000

Design employee apps for a benefits solutions company.

Built byΒ Lior Neu-ner. I'd love to hear your feedback β€” Get in touch via DM or lior@remoterocketship.com