Senior ASIC Design Verification Engineer
2 days ago
Description
• Responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. • Collaborate with cross-functional teams like design, software, emulation and silicon validation teams towards ensuring the highest design quality.
Requirements
• 10 + years of post-college experience with the following: • Writing code using System Verilog Language • Verification for complex SoCs that include multiple clock and reset domains, using VCS or equivalent simulation tools • Debugging fails to the line of RTL, closing out bug fixes, using Verdi or equivalent debug tools • Experience in ground up testbench development • Experience with revision control systems like Git or SVN etc
Apply NowSimilar Jobs
2 days ago
Metaverse Game Studios, Inc.
11 - 50
Create and drive cinematics for Angelic, a new RPG game.
2 days ago
Metaverse Game Studios, Inc.
11 - 50
Game Economy Designer for Metaverse, focusing on online game economic systems.
2 days ago
Concordia Group
2 - 10
AutoCAD Designer at Concordia Wireless for Telecommunications site projects.