Senior ASIC Design Verification Engineer
October 20, 2024
Description
• Responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. • Collaborate with cross-functional teams like design, software, emulation and silicon validation teams towards ensuring the highest design quality.
Requirements
• 10 + years of post-college experience with the following: • Writing code using System Verilog Language • Verification for complex SoCs that include multiple clock and reset domains, using VCS or equivalent simulation tools • Debugging fails to the line of RTL, closing out bug fixes, using Verdi or equivalent debug tools • Experience in ground up testbench development • Experience with revision control systems like Git or SVN etc
Apply NowSimilar Jobs
October 20, 2024
Lead design team in creating innovative gaming systems for Fortis Games.
October 7, 2024
Design engaging social experiences for the metaverse and VR gaming.
October 7, 2024
Planet Propaganda
11 - 50
Planet Propaganda seeks a visionary senior graphic designer to redefine design approaches.
October 7, 2024
Lead design excellence and innovation for healthcare projects at CannonDesign.
October 7, 2024
Lead creative practice in interiors for CannonDesign, driving innovation and excellence.