Senior ASIC Design Verification Engineer

October 20

Apply Now
Logo of Cornelis Networks

Cornelis Networks

51 - 200

πŸ’° $29M Series B on 2022-11

Description

β€’ Responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. β€’ Collaborate with cross-functional teams like design, software, emulation and silicon validation teams towards ensuring the highest design quality.

Requirements

β€’ 10 + years of post-college experience with the following: β€’ Writing code using System Verilog Language β€’ Verification for complex SoCs that include multiple clock and reset domains, using VCS or equivalent simulation tools β€’ Debugging fails to the line of RTL, closing out bug fixes, using Verdi or equivalent debug tools β€’ Experience in ground up testbench development β€’ Experience with revision control systems like Git or SVN etc

Apply Now

Similar Jobs

October 20

Empyrean

501 - 1000

Design employee apps for various clients at Empyrean Benefit Solutions.

October 20

Gamefam

51 - 200

Senior Game Designer at Gamefam, creating engaging gameplay for metaverse platforms.

Built byΒ Lior Neu-ner. I'd love to hear your feedback β€” Get in touch via DM or lior@remoterocketship.com