Senior ASIC Floorplan Design Engineer

Yesterday

Apply Now
Logo of NVIDIA

NVIDIA

GPU-accelerated computing β€’ artificial intelligence β€’ deep learning β€’ virtual reality β€’ gaming

10,000+

Description

β€’ Develop and optimize floorplans during early chip development. β€’ Drive area review process and collaborate with design teams. β€’ Solve timing and routing congestion issues by influencing design decisions. β€’ Build tools and improve infrastructure to optimize chip area and speed.

Requirements

β€’ Masters Degree in Electrical Engineering, Computer Science, or Computer Engineering or equivalent experience β€’ 6+ years of relevant work experience β€’ A deep hardware engineering background with a concentration in VLSI and/or Computer Architecture. β€’ Experience in Verilog, System Verilog or similar HVL β€’ Experience with CAD and physical design methodologies (flow and tool development), chip floorplan, power/clock distribution, packaging, P&R and timing closure. β€’ Strong communication and interpersonal skills and ability & desire to work as a great teammate should be displayed in your interview. β€’ Python, Perl and C/C++ programming language experience

Benefits

β€’ Eligible for equity and benefits.

Apply Now

Similar Jobs

October 30

Zayo Group

1001 - 5000

Zayo seeks Design Engineer II for DWDM network capacity design and implementation.

October 28

Lead Design Engineer for trusted election technology at VotingWorks.

Built byΒ Lior Neu-ner. I'd love to hear your feedback β€” Get in touch via DM or lior@remoterocketship.com